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出了新型的 AFC 控制方案， 坏情况下，AFC 引入的附加环路锁定时间小于 8us。
同时基于 CML 多模分频技术，完成了一款 64-127 多模分频器的设计，其 高输
入频率可达 3.0GHz。文中加入了锁定检测、3-Wires SPI 总线等功能模块，实现
频率合成器与外设的数据交换。 
本文的频率合成器是基于 TSMC 0.18um CMOS 工艺设计的，Cadence-AMS
仿真结果表明，本文所设计的频率合成器锁定时间小于 20us，相位噪声为-122.7 
dBc/Hz @ 1MHz，参考杂散为-73.56dBc，能满足蓝牙、ZeeBig、TDD 等无线通
信的应用要求。 
 






























As the development of wideband wireless technology, the demand of frequency 
source is much stricter in communication system. Frequency synthesis technology is 
the major method to get a controllable frequency source. Frequency synthesizer, 
which is the realization of frequency synthesis technology, is a main building block in 
communication system and the key factor of communication quality.  
 In this thesis, the principles of frequency synthesis technology and ∑-Δ 
modulation are analyzed systematically, and a behavioral model is built to analyze the 
loop parameters influence to the dynamic characterization of the ∑-Δ fractional-N 
frequency synthesizer and accelerate the simulation while module designing. In this 
frequency synthesizer, a 25-bit MASH 1-1-1 ∑-Δ modulator is designed to achieve a 
frequency resolution smaller than 2Hz and a ring oscillator random number generator 
is added to reduce the quantization noise from modulator. Branch circuits are 
introduced in PFD-CP system to minimize the parasitic effect such as charge injection, 
so to reduce the in-band noise. A switched-capacitor LC-VCO with adaptive 
frequency calibration (AFC) technique is used to solve the restriction between wide 
frequency range and other system parameters. A new control scheme of AFC is put 
forward to reduce the additional lock-time caused by AFC to less than 8us at worst. A 
64-127 multi-modulus divider based on current-mode logic technique is designed and 
it can work on input signal with frequency up to 3.0GHz. Lock detect module, 
3-Wires SPI Bus are used for data interchange between synthesizer and peripheral 
device. 
 This synthesizer is designed on TSMC 0.18um CMOS process. The simulation 
results through Cadence-AMS simulator show that the locked-time of this synthesizer 
is less than 20us, phase-noise is -122.7dBc/Hz @ 1MHz, reference spurs is -73.56dBc 
and it can meet the application requirements of wireless communication such as 
Blue-tooth, Zeebig, and TDD and so on. 
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